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High mobility and dilute two-dimensional electron systems exhibit metallic behavior down to
the lowest experimental temperatures. In studies of ionic liquid gated insulating silicon, we have
observed transitions to a metallic state in low mobility samples at much higher areal carrier densities
than found for samples of high mobility. We have also observed a mobility peak in metallic samples
as the carrier density was increased beyond 1013cm−2.
It was initially believed that a metallic regime would
not be found in two dimensional (2D) systems. As a
function of carrier density there would only be a crossover
from weak to strong localization.1 This scenario was con-
firmed experimentally in highly disordered silicon sys-
tems almost 30 years ago, with no metallic state being
found. As sample mobilities increased, metallic regimes
were observed. In the case of n-type Si MOSFETs with
mobility µ ∼ 104 cm2/Vs metallic behavior was found at
nc ∼ 10
11 cm−2.2 In n and p -type GaAs/AlGaAs quan-
tum wells with µ ∼ 106 cm2/Vs, a transition was found
at nc ∼ 10
10 cm−23,4. There is currently a question as
to whether these metal-insulator transitions (MITs) are
crossovers or quantum phase transitions.5 A thorough
review of the experiments can be found in Ref. 6. In
addition to exhibiting 2D MITs, 〈100〉 Si has been shown
to be superconducting with heavy B doping and 〈111〉
Si wafers have been shown to be superconducting with
monolayers of Pb or In on the crystal surface.7,8 The
search for superconductivity in Si using ionic liquid gat-
ing was the original motivation for this work.
With the use of ionic liquid gating, we have created
2D hole gases (2DHGs) on low mobility Si wafers. In this
Letter we report both a transition to a metallic state with
a critical sheet carrier density higher than previously re-
ported and a peak in the mobility as a function of carrier
density. A high carrier density metallic state, while unex-
pected, was predicted to exist by Das Sarma and Hwang.9
The goal of their theory was to determine a scaling re-
lationship between the critical carrier density to observe
metallic behavior and the peak mobility to explain the
different critical carrier densities observed in MIT exper-
iments. This was done by looking at the 2D conductivity
using the Drude model in which it is determined by the
product kf l where kf is the Fermi wavevector and l the
mean free path. Boltzmann transport theory was used to
determine the dependence of l on carrier density n and
the Ioffe-Regel criteria (kf l = 1) was used to determine
the carrier density where a crossover to metallic behav-
ior would be observed. In their theory the transition to a
metallic state is not a phase transition but is a crossover.
Ionic liquids (ILs) such as N,N-diethyl-
N-(2-methoxyethyl)-N-methylammonium
bis(trifluoromethylsulphonyl-imide) (DEME-TFSI)
have been used to study MITs and superconductor-
insulator transitions by electrostatic charging because
using them one can reach higher carrier concentrations
than achievable with conventional capacitor configura-
tions employing solid dielectrics.10,11 Ionic liquids are
in effect room temperature molten salts. They consist
of mobile charged ions that will move to the electrode
surfaces with an applied electric field. Electric double
layers form at the positive and negative electrodes
with the bulk liquid remaining in a neutrally charged
state. These ion/electrode interfaces can be viewed as
individual capacitors with nanometer level separation.
High carrier concentrations are achievable without
the limitations of leakage due to electron tunneling
or dielectric breakdown characteristic of devices using
thin dielectrics. Gating of oxides with an ionic liquid
under certain conditions is also known to induce oxygen
vacancies.12 The current understanding is that the
process of inducing charge carriers with ionic liquid
based transistors may involve both electrostatic and
chemical processes with the balance between the two
determined by voltage and temperature. Gating at low
temperatures can inhibit electrochemical reactions, but
gating must be performed at high enough temperatures
that the ions remain mobile.
Samples were prepared from Si wafers grown by the
Czochralski process. The numbers of oxygen inclusions
are larger and the mobilities lower, with wafers grown
this way, as compared with float-zone grown wafers.13
The wafers were B doped and exhibited resistivities of
1 − 5Ωcm. Silicon MOSFETs used to observe the MIT
employed pn junctions to isolate the conductive channel
from the bulk wafer. In the present work we induced
additional holes onto the surface of a p-type Si wafer.
Silicon exhibits an activated resistance as a function of
temperature due thermal excitation of carriers above an
energy gap. Conduction in a surface channel should be-
come observable at temperatures below those at which
the bulk carriers freeze out. The channel sheet resistance
was determined using the van der Pauw method14.
Trapped charges in the oxide coating can sponta-
neously form an inversion layer on a p-type Si wafer, and
if such a layer were present, the 2K resistance could be
as low as a MΩ. While rare, this was observed in several
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FIG. 1. (color online) Sheet resistance vs temperature for
ionic liquid gated silicon. The data were taken as a function
of time during the cool down. The figure demonstrates that
gating does not appear to change the bulk behavior but results
in a low temperature surface conducting state. The conduct-
ing state is sensitive to the surface passivation, roughness, and
crystal orientation, which may vary from sample to sample.
samples, but the behavior was suppressed with the accu-
mulation of holes on the surface. At 2K the resistance of
the Si samples would be above the input impedance of the
electronics unless a conductive surface layer were formed.
When increasing the magnitude of the gate voltage, Vg,
we observe no change at high temperatures, which we
attribute to the dominance of bulk conduction, but we
do observe a decrease in the low temperature resistance
from > 10MΩ to kΩ, as shown in Fig. 1. We have only
been able to produce such a state by gating of 〈100〉 Si
wafers. We could not do this using 〈111〉 Si wafers with
a similar B doping level. The results are reminiscent of
those of Ando et al. in which Na+ ions trapped within
the SiO2 layer were reported to form a 2D surface state
in p-type Si.15
Carrier concentrations of samples were obtained in two
different ways, from the Hall effect at low temperatures
and by integrating the current flowing to the gate during
charging. The carrier concentrations in Fig. 2 were de-
termined using the latter procedure. The carrier density
produced by the integration method is also a measure
of the number of excess anions that moved to the SiO2
surface. In this approach there is a nonzero leakage cur-
rent that needs to be accounted for, and this was done by
subtracting off the value of the current in the long time
limit. The subtracted term was at the level of, or below
a nA, and lead to a small change in the integrated area.
Integration resulted in carrier densities within a factor
of order unity to those obtained from the Hall number.
This method can fail at higher voltages where the leak-
age current is large and does not asympototicly decay.
When oxidation of the electrode occurs, the integrated
carrier density can be a factor of 10 higher than that of
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FIG. 2. (color online) Sheet resistance vs temperature of an
ionic liquid gated silicon sample that shows metallic behavior.
The inset is labeled with carrier densities in units of 1012cm−2
and below 15K a MIT can be seen in the conducting surface
layer in this sample. The horizontal line is drawn at a resis-
tance of h/e2.
the Hall carrier density.16 Our experiments were designed
to minimize oxidation processes.14
The Hall effect was measured at 2K for some sam-
ples and from the Hall number, n ∼ 1012cm−2 and
µ ∼ 20cm2/Vs when the sheet resistance, R(2K) ∼
104Ω. Many samples exhibited measurable conduction at
low temperatures but only a few showed metallic behav-
ior. Samples that exhibited metallic behavior remained
metallic down to 450mK. This was the lowest accessi-
ble temperature. The resistance vs. temperature of the
insulating state at low hole concentrations was Arrhe-
nius activated, and it transitioned to a regime in which
σ ∼ ln(T ) at higher hole concentrations as the metallic
regime was approached.
An example of a sample that showed metallic behavior
is plotted in Fig. 2. The data were collected by warming
the sample and the lowest measured temperature was 2K.
High mobility silicon MOSFETs exhibited a transition
to a metallic state at a resistance of 3h/e2. The present
samples exhibited a transition at h/e2, a value also re-
ported by Zataritskaya and Zavaritskaya for p-type and
n-type Si inversion layers.17
Ionic liquid gating of Si was determined to be re-
versible without hysteresis across the MIT.14 This is in
contrast with the MIT observed in VO2 where the sam-
ples remained metallic when the negative gate voltage
was removed.12 Oxidation of the VO2 sample was be-
lieved to be the source of the hysteresis in the experiment.
In addition, a chemical reaction, if it occurred reversibly,
would happen at the interface between the ionic liquid
and the silicon oxide, whereas the conductive channel is
a distance away, spatially separated by the thickness of
the oxide.
3Das Sarma and Hwang predicted that the carrier den-
sity, nc1, at the initial transition to metallic behavior
would scale with the inverse of the peak mobility.9 For
the values of the mobilities of the wafers of the present
work, they would predict that nc ∼ 10
12cm−2; however,
it was believed that such systems would be too disordered
for a metallic state to exist.9
The observation of a transition to a metallic state in
low mobility devices was unexpected, as previous findings
all involved high mobility samples. An open question re-
mains as to whether the high carrier density, low mo-
bility metallic state is similar to the low carrier density
high mobility state studied by others and whether the
transition from the insulating to metallic state is a quan-
tum phase transition or a crossover. At present we have
no answer to these questions. Long range interactions
dominate at the carrier densities of previous experiments
whereas the low mobility transition occurs at a carrier
concentration where short range interactions should be
an important factor.
A measure of the importance of long-range interactions
is the dimensionless parameter r−1s = (pins)
1
2 aB where
aB is the Bohr radius. This parameter is the ratio of
the Coulomb energy to the Fermi energy. For dilute 2D
systems, rs is typically high at the critical carrier density
for the MIT. Using the bulk parameters for Si we calcu-
late rs ∼ 5 for the heavy hole band. This suggests that
the metallic regime of these ionic liquid gated systems
could be different from those of MOSFETs. However a
calculation using Si band parameters might not be the
whole story. In MOSFETs the metallic gates must be far
enough away from the channel to suppress electron tun-
neling from the gate. With ionic liquid gating, the ions
sit on the oxide surface 1−2 nm from the 2D electron gas.
We cannot rule out the possibility that the ions produce
a strong spatially varying electric field that the carriers
in the conductive channel experience. The interaction of
accumulated holes with this potential could lead to an
increase in the hole effective mass, a decrease in aB, and
thus an increase in rs from the values calculated from
silicon band parameters.
Previous experiments on low mobility samples at very
high carrier density observed that electron mobility de-
creased with increasing carrier density and there was no
metallic regime.15 The decrease in carrier mobility is typ-
ically associated with either surface surface roughness or
scattering from trapped charges in the oxide. Similar ob-
servations have been made with electrolyte gated rubrene
samples where the decrease in mobility was thought to
be due to electrostatic disorder produced by the ions.18
A peak in the mobility as a function of carrier density
was also observed in the Si surface layer presented here.
A typical result is plotted in Fig. 3, where the sample
became less insulating with increasing carrier density at
low carrier densities and more insulating at higher carrier
densities, implying the existence of a peak in the mobility
at a carrier density of the order of 1013cm−2 as measured
by the Hall effect. Wei et al. have reported a similar
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FIG. 3. (color online) (a) Semilog plot of sheet resistance vs.
temperature. The sample becomes more conducting as holes
are added. (b) Linear plot of resistance vs. temperature of
the same sample. The sample exhibits increased insulating
behavior as holes are increased further.
peak in gated rubrene at similar carrier densities.18 In
addition, the data such as that of Fig 3 were repeat-
able when the sample was removed from the system and
attached to a low temperature insert for a subsequent
run. Other samples were similarly reproducible and this
suggests that degradation of the sample is not an expla-
nation of the high carrier density behavior. In contrast
with Fig. 2, metallic behavior was not observed in the
sample plotted in Fig. 3. Metallic samples also show a
peak in the mobility as a function of carrier density.
We can rule out the mobility peak being an electro-
chemical effect. The surface oxide passivation layer re-
duces the trap density on the Si surface from upwards
of 1015 cm−2 to values as low as 1011 cm−2 in addition
to serving as an insulating barrier between the ions and
conducting channel.19 The carrier density as a function
of gate voltage is linear through the conductance peak
consistent with electrostatic rather than electrochemical
behavior. Further support for electrostatic behavior is
the fact that the capacitance calculated from n vs VG
from Fig. 4 agrees with the capacitance expected from a
10A˚ thick SiO2 capacitor. The gate voltages used are also
within the electrochemical window of DEME-TFSI and
so an electrochemical reaction is unlikely.20 The electro-
chemical window sets an upper limit to the voltage that
when exceeded results in breakdown of the electrolyte.21
At high carrier densities, short range interactions dom-
inate the scattering time as opposed to long range iter-
ations. Das Sarma and Hwang calculated the scatter-
ing time due to surface roughness of the oxide interface,
which is a source of short range disorder, and found that
the mobility would decrease as the sheet carrier density n
exceeded 1012 cm−2. The calculation was done to explain
the observed mobility peak in low mobility Si samples.
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FIG. 4. (color online) Integrated carrier concentration and
mobility as a function of gate voltage. The mobility was calcu-
lated from the conductivity at 2K. The carrier concentration
is the calculated density of ions on the SiO2 surface which is
in agreement with the carrier density derived from Hall effect
measurements made at 2K in other Si samples.
In addition they proposed that for high mobility Si MOS-
FETs at sheet carrier densities of around 1013cm−2 the
mobility would be reduced sufficiently such that kf l < 1
and the system would undergo a second MIT and reenter
the insulating state.22
Thus there would be two critical carrier densities, nc1
and nc2.Metallic behavior would be observed when nc1 <
n < nc2. The most likely value for the carrier density of
the second transition would be nc2 ≈ 3− 5x10
13cm−2 .22
Figure 4 shows the mobility calculated from the conduc-
tivity at 2K along with the carrier density as a function of
gate voltage. For this sample, σ ∼ 1.2 e2/h from −1.1V
to −1.3V and in this range the conductivity appears to
increase with decreasing temperature. It is worth noting
that the sample plotted in Fig. 4 was not as strongly
metallic as the samples presented in Fig. 2 or in Fig. 2
of the supplemental material, but those samples where
not pushed into the insulating state by further increase
of the carrier density. A more conclusive result would be
to observe reentrant behavior in a more strongly metal-
lic sample while increasing carrier densities to drive the
sample much further into the insulating state.
The origin of why we see metallic behavior in a subset
of samples is also an open question. If the peak wafer
mobility were to lead to nc1 > nc2 it would then appear
possible that there would be no metallic state. This could
explain why a metallic regime is not seen in every sample.
Another open question is why there is a metallic regime
in samples whose mobilities are well below those of Ref.
15 for which a MIT was not observed. At very high
carrier densities screening of Coulomb disorder may play
a role and as a result the observed metallic state may not
involve the same physics as the ones previously seen.
In summary, ionic liquid gating has been used to in-
duce holes on the surface of p-type 〈100〉 Si wafers. The
contacts were also p-type and the samples were cooled
down to freeze out the bulk carriers and thus permit the
measurement of the induced surface conducting channel.
The low temperature Hall mobilities were on the order of
20 cm2/Vs and not 104 cm2/Vs as seen in Si MOSFETs
that undergo a MIT. In the low mobility samples, a MIT
was found with nc ∼ 10
12 cm−2, a value much higher
than that found in all previous studies of the MIT. It is
generally believed that a metallic state would be unlikely
at such a high level of disorder. In addition it was found
that above n ∼ 1013 cm−2 both metallic and insulating
samples become more insulating with increasing carrier
concentration. Finally the mobility at peak conductance
was 3x higher than the mobility peak in rubrene gated
with an ionic liquid.18
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